Design and Manufacturing Collaboration



Michael R. Creeden CEO/CID+ San Diego PCB, Inc. & EPTAC <u>mike.creeden@sdpcb.com</u> (858)271-5722

We will look at:



- 1. Why we collaborate?
- 2. When do we collaborate?
- 3. Who do we collaborate with?
- 4. What do we collaborate?

Why we collaborate?

Every manufacturer I've ever known, are always encouraging us to be forward thinkers.

"We can best do this by being prepared, planning ahead, to research and anticipate!"

***Therefore as designers we Collaborate ***

- Definition of <u>Collaborate</u>: to work with another person or group in order to achieve or do something
- Our goal as designers is not to just design a board, but rather it's to design a board so that it can be built well!

Why we collaborate?

- Are your designs "Correct by construction?"
- How many boards do you manufacture? ####


 ...unless you're a manufacturer, the answer is 0.000
- Qualify your vendor: visit, learn their process, learn their capabilities, speak their language, build a relationship, know the person
- Do you know the build plan proto to prod.?
- Do you proto-type where you build production runs?
 PROs and CONs
- Will purchasing select the vendor and if so when?
 PROs and CONs

Producibility Levels

[IPC-2221A - 1.6.3]

...established to help <u>communicate</u> the <u>design complexity to the manufacturers</u>





FABRICATOR ASSEMBLER

Producibility levels are NOT design requirements

Ask the question, "Is it technologically appropriate for this vendor?"

Producibility Levels

...reflect <u>progressive increases in</u> the <u>sophistication</u> of:

- tooling
- materials
- processing



Hence, <u>progressive increases</u> in fabrication **costs**

Who do we collaborate with?

FABRICATION

ELECTRICAL

TEST

DESIGN

MECHANICAL

SCHEDULE


ASSEMBLY

Who do we collaborate with?

Design for Excellence (DFX)

- DFM Design for Manufacturing (Fabrication)
- DFA Design for <u>Assembly</u>
- DFT Design for Test
- DFR Design for Reliability
- DFE Design for the Environment

Making contact should not be optional; it should be standard operating procedure








When do we collaborate?

- When do you communicate to your manufacturing chain?

 Is it in the 11th hour or is it proactively?
- When can I get a quote from my fabricator?
- When are the feature sizes confirmed?
- How and when do you validate your design?
- When is the best time for a DFM review?
- What is required: Complete or partial data; How about a PO?

Collaboration should start at the initial estimation of a design!

Board complexities are increasing



* 18 layers 1.6mm Thk., 10 Ghz, DDR4, 1760 BGA 300 hours, 2 Months

How would you like to get to this point and then find out it's unbuildable?

Some information you should know at the initial estimation of a design

- > Type of end use for a board
 - Build plan High volume production
 - Or is it development or debug
 - Class 2 or Class 3
- Number of I/O signals on a BGA can determine the layer count
- > HDI methods allowed
- Feasibility Dispersement Study
- Type of circuitry High-Speed or RF
- Schedule requirements

Challenges have their costs

- As speed and performance increased, so did the heat
- We all know that heat is not our friend...
- So voltages had to come down...
- As voltage drop, so the size & pitch were reduced...
- As performance went up so did the pin count go up...

Result equaled...

- Smaller case size
- Increased pin count
- Lower voltage
- Increased thermal
- And did I mention...

"it must cost less and be done faster"!

...Does this mean HDI?

Primary reasons to consider HDI

- Placement Feasibility SMT Parts will not fit with room for pin escapes to PTH vias
- Standard PTH vias are too large to pin-escape a uBGA (Typically a .65mm or below pitch device)
- High Speed or RF performance unwanted parasitics or excess inductance from standard PTH vias
- Increased routing density from high pin count devices. Limited layer count per 1.6mmThk. Bd.
- Back to back large active SMT devices BGA's
- RF on Primary Side / Digital on Secondary side

IC Packaging evolution

Common Land Pitches in Package Family


Package type	No. Pins	Description	Peripheral or grid array
SOIC/FQFP	16 - 48	Small outline IC	Peripheral
QFP/PGA/BGA	48 - 156	Quad flat pack/pin grid array/ball grid array	Peripheral and grid array
BGA/QFP	156 - 256	Pitch size 0.5, 0.4, 0.3mm & PGA	Grid array
BGA	> 2000	Large scale integration	Grid array

BGA's ball grid arrays were standardized in the 1990's

The pin pitch was 1.5 mm [0.060 in], and 1.27 mm [0.050 in]

As smaller and smaller parts evolved they include pitches of 1.0 mm, 0.8, 0.65, 0.5, 0.4, 0.3, and 0.25 mm. (80% rule)

BGA Pin Pitch's (100 pins)








Common Discrete SMT Case


Common Active SMT Case

Images courtesy of PCB Libraries, Inc.

Methods for feasibility



Usable Board Placement Area



What do we collaborate?

- Data: Preliminary and/or Final
- Feature sizes
- Materials
- Capabilities and process adjustments
- Build plan and schedule
- Process steps vs. turn-time

Feature sizes for HDI per IPC-2226

Symbol	Feature	Conventional	Threshold	Leading edge	State-of-the-art
		μm [inch]	μm [inch]	μm [inch]	μm [inch]
a	minimum micro-via size on target land	100 [0.004]	75 [0.003]	75 [0.003]	50 [0.002]
b	maximum micro-via size on capture land	110 [0.004]	80 [0.003]	80 [0.003]	60 [0.002]
С	target land size	350 [0.014]	300 [0.012]	250 [0.010]	130 [0.005]
d	capture land size	350 [0.014]	300 [0.012]	250 [0.010]	130 [0.005]
e	minimum conductor on RDL	125 [0.005]	100 [0.004]	75 [0.003]	50 [0.002]
f	minimum conductor space on RDL	125 [0.005]	100 [0.004]	75 [0.010]	50 [0.002]
g	minimum land with maximum PTH for that land	800 [0.031]	600 [0.024]	400 [0.016]	250 [0.010]
h	minimum PTH diameter	350 [0.014]	250 [0.010]	125 [0.005]	100 [0.004]
i	minimum pitch between micro-vias	1250 [.0049]	800 [0.031]	500 [0.020]	250 [0.010]
j	minimum dielectric thickness RDL	60 [0.002]	50 [0.002]	50 [0.002]	25 [0.001]
k	minimum plating thickness in core vias	25 [0.001]	20 [0.001]	17 [0.001]	17 [0.001]
l	minimum plating thickness in PTH	25 [0.001]	20 [0.001]	17 [0.001]	17 [0.001]
m	minimum plating thickness in micro-via	25 [0.001]	20 [0.001]	17 [0.001]	17 [0.001]
n	minimum board thickness not including plating	800 [0.031]	700 [0.028]	600 [0.024]	600 [0.024]
	Impo	rtant Ratios			
a/j	Maximum aspect ratio for micro-via	0.8	1	1.3	1.5

All copper thicknesses are 17 µm

Plating thickness for 2 to n-1 layer to be nominal 17 $\mu m,$ minimum 12.5 μm

Annular ring (AR) is land allowance per side of hole. Land diameter equals finished hole size (FHS) + 2x AR.

Maximum board thickness requires trade-offs. Contact your supplier


Feature sizes Producibility Levels IPC-2226

IPC-2226 April 2003

Table 5-1 Typical Feature Sizes for HDI Construction, µm [mil]


	ASPECT RATIOS	Level A	Level B	Level C
	Microvia plating aspect ratio	≤0.5:1 (k + j) / a	>0.5:1 to 1:1 (k + j) / a	>1:1 (k + j) / a
	Through via hole aspect ratio	≤5:1 (2k + Board Thickness) / h	>5:1 to 9:1 (2k + Board Thickness) / h	>9:1 (2k + Board Thickness) / h
	Buried via aspect ratio	≤5:1 (2r + q) / o	>5:1 to 9:1 (2r + q) / o	>9:1 (2r + q) / o
Symbol	Feature	Level A	Level B	Level C
а	Microvia diameter at target land (as formed, no plating)	102 μm [4 mil]	76 μm [3 mil]	51 μm [2 mil]
b	Microvia diameter at capture land (as formed, no plating)	152 μm [6 mil]	127 μm [5 mil]	76 μm [3 mil]
С	Microvia target land size = [(a + 2x annular ring) + FA (1)	406 μm [16 mil]	330 μm [13 mil]	229 µm [9 mil]
	FA for c =	203 μm [8 mil]	152 μm [6 mil]	102 μm [4 mil]
d	Microvia capture land size = [(b + 2x annular ring) + FA (1)]	406 μm [16 mil]	330 μm [13 mil]	229 µm [9 mil]
	FA for d =	203 μm [8 mil]	152 µm [6 mil]	102 µm [4mil]
s	Internal conductor trace width	127 μm [5 mil]	75 µm [3 mil]	50 μm [2 mil]
t	Internal conductor spacing	127 μm [5 mil]	100 μm [4 mil]	50 µm [2 mil]
е	External conductor trace width	127 μm [5 mil]	75 μm [3 mil]	45 μm [1.77 mil]
f	External conductor spacing	127 μm [5 mil]	100 μm [4 mil]	45 μm [1.77 mil]
g	Through via land size = [(h + 2x annular ring width) + FA ⁽¹⁾]	See 9.1.1 of IPC-2221	See 9.1.1 of IPC-2221	See 9.1.1 of IPC-2221

What happens to the quick turn schedule if desired material is not in stock?



...unexpected delays

Do you know your manufacturers typical process flow?



Sequential Lamination Process Flow


Note the 2x - Nx for build-up of multi-lamination cycles-


Top right image 4 laminations

Process steps can take time!

- Laser Drills
- Copper Filling

Standard Process





What do we collaborate?

Stack-up and impedance:

Who's formula or calculator do you use?

Answer: Whatever you do, consider it a starting point and submit it to the fabricator early.

- What material is in stock?
- What are the process adjustments they will use?
- Are the feature sizes and process adjustments good for multiple vendors?

Stack-up Request: submitted very early in design phase

Please quote and calculate a stack-up for ##14A CAD Design by: San Diego PCB, Inc. Send it back to Mike.Creeden@sdpcb.com Office (858) 271-5722 www.sdpcb.com

16layer 8"x10"

Material Nelco 4000-13 SI, MEG-6 or equivalent for SERDES 10GHz

Overall board thickness to be 1.6mm (.062) as required.

Surface finish NI/AU

½ OZ CU inners, ¼ OZ outers base CU, plate outers 1.4mil, and plate drill layers as req. Maybe some heavy CU power planes??

Via in Pad, non-conductive fill, coplanar finish

- Mech. Thru via L1-L16 .5mm pad/.25mmdrill
- 4-N-4 HDI .010pad/.004 Laser-Via
- L5-12 Mechanical "N"-drill 18/8

Designed features: mostly internal routing 50 ohm +/- 10% .0035 Trace & space inner Layers

100 ohm +/- 10% Differential Pairs - approximately .0033 Trace & space Routed on [.2mm] pitch center

16 Layer Stack-up Single-Stripline

Laver 1 Top PWR/GND & few traces-via fanout

Laver 2 GND

Laver 3 Signal/PWR

Laver 4 GND

Layer 5 Signal/PWR

Laver 6 GND

Layer 7 Signal/PWR

Layer 8 GND

Layer 9 PWR

Layer 10 Signal/PWR

Layer 11 GND


Laver 12 Signal/PWR

Layer 13 GND

Layer 14 Signal/PWR

Layer 15 GND

Layer 16 Bottom PWR/GND & few traces-via fanout



Designed CLASS 3 or 3A Is it buildable?

The answer to this question can be subjective.

The answer is a <u>collaborative</u> result of feature sizes as they relate to manufacturing allowances and process requirements per IPC 2221 and IPC 6012.

Class 3 or Class 3A design (Appendix A, what revision?) (1mil or 2mil Internal Annular Ring) Does the fabricator agree based on our design features, aspect ratio and plating requirements?

What do we collaborate?

- What's a panel? Does your <u>Assembly Array</u> provide a good <u>Fabrication Panel</u> utilization or yield? Fab and Assy may be different vendors and have different goals. <u>Collaboration</u> is the key!
- What are the tolerances in your CAD design data? Answer: None. It's actually True Position data
- What are the tolerances in your manufactures process? Answer: Many.
- What is the difference? "Mfg. Process Allowances" How are these documented?
- How many designers don't understand their own fabrication notes?


Fabrication notes

Rev 2.0 as of 12/05/13 **Fabrication** NOTES: UNLESS OTHERWISE SPECIFIED; ALL DIMENSIONS ARE IN MM (IN). 1. FABRICATE PCB IAW IPC-4101 AND IPC-6012 USING CUSTOMER SUPPLIED DATA FILES. A. ALL SPECIFICATIONS TO BE TO THE LATEST STANDARDS. B. INTERPRET ALL IPC SPECIFICATIONS AS CLASS 2 C. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5-2009 AND/OR IPC-D-325. A. FABRICATE FINISHED BOARD IAW IPC-A-600 AND UL 796(F). B. HOLE LOCATION TOLERANCE +/-(075 (.003")) CENTER-TO-CENTER OF TRUE POSITION C. ARTWORK REGISTRATION LAYER-TO-LAYER TO BE +/-[125 (.005")] D. (1.6 (0.062") MAXIMUM RADIUS ON ANY INSIDE CORNERS IF REQUIRED. E. REMOVE ALL BURRS AND BREAK SHARP EDGES [4 (.016"]) MAX (NON-FLEX ONLY). F. THE FILE <filename>_BD.PHO IS THE BOARD PROFILE FOR THE NC ROUTER. 3. MATERIALS: (1.60 (.062"))+/-10% THICKNESS A. MATERIAL SHALL BE LAMINATE AND PREPREG IAW IPC-4101/126 B. MATERIAL SHALL HAVE A FLAMMABILITY RATING OF UL 94V-0 OR BETTER. C. METAL THICKNESS: (UNLESS OTHERWISE SPECIFIED IN LAYER STACKUP) OUTER LAYERS TO BE (5) OZ CU PLUS 1.0 OZ PLATING FOR 1.5 OZ FINAL THICKNESS SIGNAL LAYERS TO BE [5] OZ CU. PLANE LAYERS TO BE [5] OZ CU. D(Rohs compliant materials to be used for lead-free assembly process) 4. FINISH ALL EXPOSED COPPER AREAS: [.08-.23u (3-6uin) IMMERSION GOLD OVER 3-6u (120-240uin) ELECTROLESS NICKEL. A. FABRICATOR MAY APPLYSURFACE FINISH PRIOR TO SOLDER MASK. B. SOLDER MASK IMAGE AT 1:1 SCALE, FABRICATOR MAY MODIFY SOLDER MASK OTHER THAN SOLDER MASK DEFINED PADS (IF REQUIRED) C. LIQUID PHOTO IMAGABLE SOLDERMASK PER IPC-SM-840, CLASS (1), BOTH SIDES. D. COLOR: TRANSPARENT GREEN WITH MAX MISREGISTRATION TO BE (075 (.003") OVER BARE COPPER, FABRICATOR MAY MODIFY SOLDERMASK IMAGE TO REMOVE ANY SLIVERS THAT ARE (075 (.003") OR LESS BETWEEN FINE PITCHED LANDS. E. ALL PLATED THROUGH HOLES TO HAVE MINIMUM PLATING IAW IPC-6012 TABLE 3.2 AND ALL ANNULAR RINGS TO BE IAW IPC-6012 TABLE 3.5 F. FABRICATOR MAY ADD TEARDROPS, SHALL REMOVE UNUSED PADS, AND MAY REMOVE ANY CU SLIVERS ON PLANE LAYERS THAT ARE (075 (.003")) OR LESS A. SILKSCREEN USING WHITE EPOXY INK. FABRICATOR MUST MODIFY SILKSCREEN IMAGE TO REMOVE ANY EPOXY INK FROM EXPOSED METAL. B. FABRICATOR SHALL) DATE CODE IN 4-DIGIT FORMAT (WWYY) AND SHALL) ADD UL ID AS REQUIRED BY UL 796(F) IN SILKSCREEN OR BY STAMP IN AN OPEN AREA OF THE PCB. SDPCB, Inc. Fabrication and Assembly Notes


SDPCB Fab and Asy Notes


15		
	Comment [DC1]: For Flex ONLY	
7	4204 AND IPC-6013	
1	Comment [DC2]: Solo-Text	
	Options:	
í	1, 2, 3, 3 WITH VIA CLEARANCE WAIVER	
Ü	Comment [DC3]: Solo-Text	
1 7		
- 1	Comment [DC4]: Solo-Text	
0	Comment [DC5]: Solo-Text	
100		
\$605605605588888888888888888888888888888	Commenc [Sco] 300 Text	
70	Comment [DC7]: Solo-Text	
26	Comment [DC8]: Solo-Text	
	PbFree options	
9	99 370HR 150Tg	
2	121 408 or 408HR 110Tg	
"	124 408HR or I-Speed 150Tg	
1	126 370HR 170Tg 129 408HR or I-Speed 170Tg	
2	123 400 IK OI 1-3peed 1701g	
	PbOption	
	21 408 or 408HR 110Tg	
	24 370HR, 408HR, or I-Speed 150Tg	
	26 370HR or 406 170Tg	
	Comment [DC9]: Solo-Text	
1	Comment [DC10]: Solo-Text	
11		
11	Comment [DC11]: Solo-Text	
17	Comment [DC12]: Solo-Text	
1	D. NON ROHS COMPLIANT MATERIALS OK.	
1	If changed, degrade slash sheet to a Pb Option	
	Comment [DC13]: Options	
1	Cost Adder: ENIG \$.18/sgin or \$25/panel min.	
1	\$75/order min	
	A CONTROL OF THE PROPERTY OF T	
	AND	
	PhFree options:	
	Porree options: .155u (6-20uin) IMMERSION SILVER	L
	PhEres options: .155u (6-20uin) IMMERSION SILVER 1-1.5u (40-60uin) IMMERSION TIN	
	Porree options: .155u (6-20uin) IMMERSION SILVER	
	PREFER options: .15-5u (6-20ún) IMMERSION SILVER .1-1.5u (40-80ún) IMMERSION SILVER .1-1.5u (40-80ún) IMMERSION TIN MINIMUM 2.5u (200ún) PREFE HASL COST Adder: 515/panel .50-5-2u (2-80ún) IMMERSION GOLD OVER .05-38u	
	PREFER options: .15-5u (6-20uin) IMMERSION SILVER .1-5u (40-60uin) IMMERSION TIN MIMMUM 2.5u (100uin) PLP-REE HASL .05-12 (2-8uin) IMMERSION GOLD OVER .05-38u .2-15uin) ELECTROLESS PALLADIUM OVER 3-6u	
	PREFER options: .15-5u (6-20ún) IMMERSION SILVER .1-1.5u (40-80ún) IMMERSION SILVER .1-1.5u (40-80ún) IMMERSION TIN MINIMUM 2.5u (200ún) PREFE HASL COST Adder: 515/panel .50-5-2u (2-80ún) IMMERSION GOLD OVER .05-38u	
	PBETER OPTION: 1.5-5 U.6-COUIN) IMMERSION SILVER 1.5-5 (46-GOUIN) IMMERSION TIN MINIMUM 2.5 U (100 UIN) EP-FEE HASL 0.5-2 (2-5 UIN) IMMERSION TIN 0.5-2 (2-5 UIN) IMMERSION GOLD OVER. 0.5-38 U (2.5-5 UIN) ELECTROLESS PALLADIM OVER. 3-6 U (120-240 UIN) ELECTROLESS NICKEL	
	PRETER options: 1.5- 5u (6-20uin) IMMERSION SILVER 1.5- 5u (6-20uin) IMMERSION TIN MINIMUM 2.5u (100uin) PB-FREE HASL COST AGGET 515/panel 0.5- 2u (2-5uin) MMERSION GOLD OVER.05-38u (2-15uin) ELECTROLESS PALLADIUM OVER 3-6u PB, Option:	
	PBETER OPTION: 1.5-5 U.6-COUIN) IMMERSION SILVER 1.5-5 (46-GOUIN) IMMERSION TIN MINIMUM 2.5 U (100 UIN) EP-FEE HASL 0.5-2 (2-5 UIN) IMMERSION TIN 0.5-2 (2-5 UIN) IMMERSION GOLD OVER. 0.5-38 U (2.5-5 UIN) ELECTROLESS PALLADIM OVER. 3-6 U (120-240 UIN) ELECTROLESS NICKEL	
	PRETER OPTION: 135-50 (6-20uin) IMMERSION SILVER 1-1.50 (40-60uin) IMMERSION TIN MINIMUM 2.50 (100uin) PR-PREE HASL 05-20 (2-50in) IMMERSION GOLD OVER. 05-380 (2-51sin) ELECTROLESS PALLADIM OVER 3-60 (120-240uin) ELECTROLESS NICKEL PROPRIOR: MINIMUM 2.50 (100uin) Tin-Lead HASL COST Adder: S15/panel	
	PRETER options: 13-5 u.6 (-20uin) IMMERSION SILVER 1.5 u.6 (40-60uin) IMMERSION TIN MINMMUN 2.5 u.100uin) PR-FREE HASL 05-20 (2-8uin) IMMERSION GOLD OVER, 05-38u (2-15uin) ELECTROLESS PALLADIUM OVER 3-6u 120-240uin) ELECTROLESS PALLADIUM OVER 3-6u 120-240uin) ELECTROLESS PALLADIUM OVER 3-6u MINIMMUN 2.5 u.100uin) Tin-Lead HASL 0051 AGGET SI5/panel Comment [DC14]: AS SEEN ON < DESIGNATOR>	
1	PBETER options: 15-5 u.6-6-20uin IMMERSION SILVER 1-5.5 u.46-6-60uin IMMERSION SILVER 1-5.5 u.46-6-20uin IMMERSION TIN MINIMUM 2.5 u.100uin JEP-REE HASL 05-2 u.2-8-uin IMMERSION GOLD OVER. 05-38 u. (2-5-15-uin LECTROLESS PALLADIUM OVER. 3-6 u. (120-2-40uin) ELECTROLESS MICKEL 8) Option: MINIMUM 2.5 u.100uin Tin-Lead HASL COST Adder: \$15/panel Comment [DC14]: AS SEEN ON < DESIGNATOR> Comment [DC15]: 560-7ext. Options:	
	PRETER Options: 135-50 (6-20uin) IMMERSION SILVER 1-5.50 (40-60uin) IMMERSION TIN MINMMUN 2.50 (100uin) PR-PRE HASL 05-20 (2-8uin) IMMERSION GOLD OVER .05-380 (2-5-50in) ELECTROLESS PALLDOIM OVER .36-60 (120-240uin) ELECTROLESS NICKEL PROPRIES OPTION OF THE CONTROLESS OF THE	
	PBETER options: 1.5- Su (6-20uin) IMMERSION SILVER 1.5- Su (40-60uin) IMMERSION TIN MINIMUM 2.5u (100uin) EP-REE HASL 0.5- 2u (2-8uin) IMMERSION TIN MINIMUM 2.5u (100uin) EP-REE HASL 0.5- 2u (2-8uin) IMMERSION GOLD OVER .05-38u (2-15uin) ELECTROLESS PALLADIUM OVER 3-6u (120-240uin) ELECTROLESS NICKEL (B) Option: WINIMUM 2.5u (100uin) Tin-Lead HASL Cost Adder 515/parel Comment [DC13]: Solo-Text. Options: T - Telecommunications H- right reliability	
	PBF(ree options: 15-5u [6-62uin] IMMERSION SILVER 1-5. U [40-60uin] IMMERSION SILVER 1-5. U [40-60uin] IMMERSION TIN MINMUMI 2.5u [100uin] PB; FREE HASL 05-2u [2-8uin] IMMERSION GOLD OVER. 05-38u [120-240uin] MIMERSION GOLD OVER. 05-38u [120-240uin] ELECTROLESS PALLADIUM OVER 3-6u [120-240uin] ELECTROLESS NICKEL PB; Option: MINMUMI 2.5u [100uin] Tin-Lead HASL Cost Adder: S15/panel Comment [DC14]: AS SEEN ON *OESIGNATOR>. T-Telecommunications 1- Fight reliability Comment [DC15]: Solo-Text. Options:	
	PBETER options: 1.5- Su (6-20uin) IMMERSION SILVER 1.5- Su (40-60uin) IMMERSION TIN MINIMUM 2.5u (100uin) EP-REE HASL 0.5- 2u (2-8uin) IMMERSION TIN MINIMUM 2.5u (100uin) EP-REE HASL 0.5- 2u (2-8uin) IMMERSION GOLD OVER .05-38u (2-15uin) ELECTROLESS PALLADIUM OVER 3-6u (120-240uin) ELECTROLESS NICKEL (B) Option: WINIMUM 2.5u (100uin) Tin-Lead HASL Cost Adder 515/parel Comment [DC13]: Solo-Text. Options: T - Telecommunications H- right reliability	
	PBETER options: 15-5 u.6-(-20uin) IMMERSION SILVER 1-5.5 u.40-(-20uin) IMMERSION SILVER 1-5.5 u.40-(-20uin) IMMERSION TIN MINIMUM 2.5 u.100uin) EP-REE HASL 05-2 u.12-8 uin) IMMERSION GOLD OVER. 05-38 u (2-15-uin) ELECTROLESS PALLADIUM OVER. 3-6 u (120-2-40uin) ELECTROLESS MICKEL (2) Option: (Cont Adder: \$15/panel Cost Adder: \$15/panel Comment [DC.13]: Solo-Text. Options: T.—Telecommunications H-light reliability Comment [DC.16]: Solo-Text. Options: (CAER, BLUE, RED, VELLOW, ORANGE, WHITE, BLACK	
	PBETER OPTION: PBETER OPTION: 1.5- SU (40-60 July) IMMERSION SILVER 1.5- SU (40-60 July) IMMERSION TIN MINIMUM 2.5 U (100 July) JEP FEE HASL 0.5- 20 (2-5 July) IMMERSION GOLD OVER, 05-38 U (2.5-Suin) ELECTROLESS PALLADIUM OVER 3-6 U (1.20-2-40 July) IMMERSION GOLD OVER, 05-38 U (2.5-Suin) ELECTROLESS PALLADIUM OVER 3-6 U (1.20-2-40 July) IMMERSION GOLD OVER, 05-38 U (2.5-Suin) ELECTROLESS PALLADIUM OVER 3-6 U (2.5-Suin) ELECT	
	PBFTER options: 135-34 (6-20uin) IMMERSION SILVER 1-1.59 (40-60uin) IMMERSION TIN MINIMUM 2.54 (100uin) EP-REF HASL 05-20 (2-50uin) IMMERSION TIN MINIMUM 2.54 (100uin) EP-REF HASL 05-20 (2-50uin) ELECTROLESS PALLADIM OVER -56-384 (120-240uin) ELECTROLESS INCILE BO Option: MINIMUM 2.54 (100uin) Tin-Lead HASL Comment [DC14]: AS SEEN ON CDESIGNATORS. Comment [DC15]: Solo-Text. Options: T - Telecommunications H - High Feliability Comment [DC16]: Solo-Text. Options: CLAR, BLUP, RED, YELLOW, ORANSE, WHITE, BLACK Comment [DC17]: Solo-Text Comment [DC17]: Solo-Text Comment [DC18]: Solo-Text Comment [DC18]: Solo-Text	
	PBETER OPTION: PBETER OPTION: 1.5- SU (40-60 July) IMMERSION SILVER 1.5- SU (40-60 July) IMMERSION TIN MINIMUM 2.5 U (100 July) JEP FEE HASL 0.5- 20 (2-5 July) IMMERSION GOLD OVER, 05-38 U (2.5-Suin) ELECTROLESS PALLADIUM OVER 3-6 U (1.20-2-40 July) IMMERSION GOLD OVER, 05-38 U (2.5-Suin) ELECTROLESS PALLADIUM OVER 3-6 U (1.20-2-40 July) IMMERSION GOLD OVER, 05-38 U (2.5-Suin) ELECTROLESS PALLADIUM OVER 3-6 U (2.5-Suin) ELECT	
	PBFTER options: 135-34 (6-20uin) IMMERSION SILVER 1-1.59 (40-60uin) IMMERSION TIN MINIMUM 2.54 (100uin) EP-REF HASL 05-20 (2-50uin) IMMERSION TIN MINIMUM 2.54 (100uin) EP-REF HASL 05-20 (2-50uin) ELECTROLESS PALLADIM OVER -56-384 (120-240uin) ELECTROLESS INCILE BO Option: MINIMUM 2.54 (100uin) Tin-Lead HASL Comment [DC14]: AS SEEN ON CDESIGNATORS. Comment [DC15]: Solo-Text. Options: T - Telecommunications H - High Feliability Comment [DC16]: Solo-Text. Options: CLAR, BLUP, RED, YELLOW, ORANSE, WHITE, BLACK Comment [DC17]: Solo-Text Comment [DC17]: Solo-Text Comment [DC18]: Solo-Text Comment [DC18]: Solo-Text	
	PBETER Options: 15-5u (6-20uin) IMMERSION SILVER 1-5u (40-60uin) IMMERSION TIN MINIMUM 2.5u (100uin) BY-REE HASL 05-2u (2-5uin) IMMERSION TIN MINIMUM 2.5u (100uin) BY-REE HASL 05-2u (2-5uin) IMMERSION GOLD OVER .05-38u (2-5uin) IELECTROLESS PALLADIM OVER 3-6u (120-2a0uin) ELECTROLESS NICKEL (B) Option: WINIMUM 2.5u (100uin) Tin-Lead HASL Cost Adder 515/pariel Comment [DC13]: Solo-Text. Options: T-Telecommunications H-High reliability Comment [DC16]: Solo-Text. Options: CLEAR, BULR, RED, VELLOW, GRANGE, WHITE, BLACK Comment [DC17]: Solo-Text Comment [DC17]: Solo-Text Comment [DC18]: Solo-Text Comment [DC19]: Solo-Text	

Comment [DC22]: MAY



A Responsible PCB Designer or Engineer should understand these notes as they relate to their board






Defects found in vias through micro-sectioning

Stacked micro vias

Stacking of laser vias:

Tests have shown that multiple stacked laser vias are stable due to the thinner dielectrics and the plated fill.

However, it is not recommended to stack laser vias on top of mechanical buried vias; due to the epoxy fill which creates dissimilar Z-Axis CTE issues.



IST & HATS Testing



IST Tester

HATS™ Tester Interconnect Stress Highly Accelerated Thermal Shock

Best way to have good test results is to design for high yield manufacturing via collaboration.

Summary

- We want a board that would function and perform well.
- We also want to have a high manufacturing yield to our build, thus lowering cost.
- Collaborating with your manufacturing team through the entire layout phase is the best way to design a "correct by construction" circuit.
- The best solution to any problem is to preclude it!

Remember IPC is not a <u>"THEM"</u>, it's an <u>"US"!</u>

Thank you, very much!

Michael R. Creeden CEO/CID+ San Diego PCB, Inc. mike.creeden@sdpcb.com (858)271-5722

